REAL TIME VLSI IWT DENOSING ARCHITECTURE

ALI NABI SALEH; AHMED K. AL-SULAIFANIE

doi:10.26682/sjuod.2017.20.1.15

ALI NABI SALEH Directorate of Media Press and Publishing , Duhok, Kurdistan Region-Iraq
AHMED K. AL-SULAIFANIE Dept. of Electrical & Computer Engineering, University of Duhok, Kurdistan Region-Iraq

DOI: https://doi.org/10.26682/sjuod.2017.20.1.15

Keywords: Integer wavelets transform, VLSI architecture, signal denoising, Wavelet thresholding

Abstract

In the last decade many efficient VLSI architectures were designed to implement the discrete wavelet transform using the lifting scheme. Most of these architectures do not operate in real-time. This paper presents a scalable real time VLSI architectural to compute an integer wavelet transform (IWT) using the lifting scheme for (5/3) biorthogonal filter. The proposed architecture is projected on (XC3S700A FG484) FPGA chip embedded on a Spartan 3A starter kit board. An efficient formula is driven for controlling the delay introduced between tandem architectures that are adapted to work in real-time. The layout of the integrated VLSI structure is simple and can be connected easily in tandem for computing IWT in real time.

A hard threshold module is designed and attached with proposed architecture to implement real time denosing application. The achievement of the proposed architecture along with supplement hard threshold module is assessed by denoising a four benchmarks signals corrupted by adding white Gaussian noise. The result outcomes show that the proposed IWT architecture has powerful performance in the real time wavelet based signal denoising process. The architecture data word length is selected as 11-bits to avoided arithmetic overflow for two’s complement 8-bit integer data input. The maximum operating frequency of the proposed architecture varies from 26 MHz in 1-level to 14MHz in 5-level for decomposition/ reconstruction with hard threshold module in an FPGA implementation. The hardware utilization varies from (50%) in 1-level to (97%) for 5-level.

Downloads

Download data is not yet available.

References

 Ahmed Khorsheed Al-Sulaifanie, Arash Ahmadi and Mark Zwolinski (2010) “Very Large Scale Integration Architecture for Integer Wavelet Transform”. IET Computers & Digital Techniques, Vol. 4, Iss. 6, pp. 471–483.
 Aziz, S. M and D.M. Pham (2012) “Efficient parallel architecture for multi-level forward discrete wavelet transform processors” Computers and Electrical Engineering, An International Journal, 38: 1325–1335, Elsevier
 Alfred Mertins (1999) “Signal Analysis, Wavelets, Filter banks, Time-Frequency Transforms and Applications”, John Wiley and sons Ltd.
 Chen P.Y. (2004) "VLSI implementation for one-dimensional multilevel lifting-based wavelet transform", IEEE Transactions on Computers, Vol.53, No. 4, pp. 386–398.
 Chih-Hsien Hsia, Jia-Hao Yang, and Weihua Wang (2015) “An Efficient VLSI Architecture for Discrete Wavelet Transform’ Proceedings of APSIPA Annual Summit and Conference 2015.
 D. L. Donoho, I. M. Johnstone, G. Kerkyacharian, and D. Picard, (1995a) “Wavelet shrinkage: Asymptopia’ J. Roy. Srat.Soc., ser B, vol. 57, pp. 301-369.
 D. L. Donoho, I. M. Johnstone, “Adapting to unknown smoothness via wavelet shrinkage (1995b)” Journal of the American Statistical Association December 1995, Vol. 90, No. 432, 1200–1224.
 David S. Taubman and Michael W. Marcellin (2002) “JPEG2000: Image Compression Fundamentals, Standards and Practice” Kluwer Academic Publishers, Massachusetts.
 H. Liao, M.K. Mandal, and B.F. Cockburn, (2004) “Efficient Architectures for 1-D and 2-D Lifting-Based Wavelet Transform,” IEEE Transactions on Signal Processing, vol. 52, no. 5, pp. 1315–1326.
 Hamid.Krim, Dewey. Tucker, Stephane Mallat and David Donoho, (1999) "On Denoising and Best Signal Representation" IEEE Trans. on Information Theory, vol.45, No.7, pp. 2225-2238.
 Ingrid Daubechies and Wim sweldens, (1996). “Factoring Wavelet Transforms into Lifting Steps”. Bell Laboratories, Lucent Technologies.
 Kishore Andra, Chaitali Chakrabarti, and Tinku Acharya, “A VLSI Architecture for Lifting-Based Forward and Inverse Wavelet Transform” IEEE Transactions on Signal Processing, Vol. 50, Issue.4, pp. 966-977, April 2002.
 M. Bahoura and H. Ezzaidi, (2010) “FPGA-Implementation of Wavelet-based Denoising Technique to Remove Power-Line Interference from ECG Signal,” in Information Technology and Application in Biomedicine (ITAB), 10th IEEE International Conference.
 M. Bahoura and H. Ezzaidi, (2010) “Real-Time Implementation of Discrete Wavelet Transform on FPGA” IEEE 10th International Conference Signal Processing (ICSP2010).
 Mohammad Rafi and Najeed-ud-Din (2017) “A High Speed Architecture for Lifting-based 2-D Cohen-Daubechies-Feauveau (5,3) Discrete Wavelet Transform used in JPEG2000” International Journal of Advances in Telecommunications, Electrotechnics, Signals and Systems Vol. 6, No. 1., 2017.
 Oweiss K.G., Mason A., Suhail Y., Kamboh A.M., Thomson K.E. (2007) “A scalable wavelet transform VLSI architecture for real-time signal processing in High-density intra-cortical implants”, IEEE Trans. Circuits Syst. I, Regul.Pap., 54, (6), pp. 1266–1278.
 Stephane Mallat (1999) “A Wavelet Tour of Signal Processing” second edition, Academic press, Elsevier (USA).
 Tinku.Acharya and Ping-Sing Tsai (2005) "JPEG2000 Standard for Image Compression Concepts, Algorithm and VLSI Architectures" John Wiley & Sons, Inc., New Jersey.